Abstract-The phase noise of phase/frequency detectors can significantly raise the in-band phase noise of frequency synthesizers, corrupting the modulated signal. This paper analyzes the phase noise mechanisms in CMOS phase/frequency detectors and applies the results to two different topologies. It is shown that an octave increase in the input frequency raises the phase noise by 6 dB if flicker noise is dominant and by 3 dB if white noise is dominant. An optimization methodology is also proposed that lowers the phase noise by 4 to 8 dB for a given power consumption. Simulation and analytical results agree to within 3.1 dB for the two topologies at different frequencies.
I. INTRODUCTION
T HE phase noise of the phase/frequency detector (PFD) in a phase-locked loop (PLL) directly adds to that of the reference, manifesting itself for a high frequency multiplication factor and/or a wide loop bandwidth.
This paper investigates the phase noise mechanisms in PFDs and computes the phase noise spectral density due to both white noise and flicker noise. The results are applied to two PFD topologies, one using static NAND gates and the other employing true single-phase clocking (TSPC). A PFD phase noise simulation technique is also proposed. The objective is to enable the designer to predict the PFD phase noise, and more importantly, design the PFD so as to make its contribution to the overall PLL phase noise negligible.
The paper is organized as follows. Section II describes the background and motivation for this work. Section III builds the foundation by calculating the jitter spectrum of an inverter and Section IV extends the results to a NAND gate. Section V applies these findings to the analysis of two PFD topologies. Section VI discusses the optimization of phase noise for the two PFDs and Section VII presents simulation results.
II. BACKGROUND

A. Motivation
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example, a 5-GHz synthesizer targeting IEEE802.11a applications. To negligibly corrupt the 64QAM signal constellation, the synthesizer must achieve an integrated phase noise of roughly 0.5 rms [4] . 1 Now, suppose the standard NOR PFD shown in Fig. 1(a) is employed at the input of such a synthesizer with an input frequency of 20 MHz and a loop bandwidth of about 2 MHz. Plotted in Fig. 1(b) is the simulated output phase noise of the synthesizer including only the PFD contribution. Here, the PFD incorporates and . The area under this plot from 10 kHz to 10 MHz yields an rms jitter of 0.3 , severely tightening the contribution allowed for the voltage-controlled oscillator (VCO).
As another example, consider a 60-GHz transceiver operating with QPSK signals. A synthesizer multiplying the above PFD phase noise to 60 GHz would exhibit an rms jitter of 3.5 . On the other hand, for negligible corruption of QPSK signals, the rms jitter must be less than about 2.1 [4] .
The above examples underscore the need for a detailed treatment of phase noise mechanisms in PFDs. Of course, the charge pump may also contribute significant phase noise and merits its own analysis.
B. Observations
Consider the generic PLL shown in Fig. 2 . The PFD generates the Up and Down pulses in response to the rising edges on and . The noise in the PFD devices modulates the width and edges of the output pulses, creating a random component in the current produced by the charge pump (CP). We neglect the phase noise of all other building blocks and denote the input frequency by . The phase noise in Up and Down translates to random modulation of the time during which or is injected into the loop filter. We consider three possible cases. As shown in Fig. 3(a) , the phase noise may modulate the widths of Up and Down by the same amount, in which case the CP produces no net output. In the second case [ Fig. 3(b) ], the phase noise modulates only the position of Up with respect to Down. As explained in Appendix A, this effect is negligible. Lastly, the phase noise may modulate the widths of Up and Down pulses differently [ Fig. 3(c) ], and it is this case that matters most.
The above observations also reveal that, contrary to a designer's first guess, the PFD phase noise of interest is not equal to the phase noise of the Up or Down signals themselves. After all, if the widths of Up and Down pulses vary randomly but exactly in unison, then the net current produced by the CP contains no random component. This point raises the question of how exactly the PFD noise must be simulated, which we address in Section VII. The foregoing points suggest that the phase noise arising from a PFD in fact relates to the random pulsewidth difference between the Up and Down signals, . Moreover, four edges, namely, the rising and falling edges of both Up and Down signals, contribute to . Some of the PFD internal transitions displace Up and Down by the same amount and should be ignored (Section V).
The analysis of PFD phase noise in [5] , [6] relates the phase noise to the timing jitter, , as , where denotes the operating frequency, but expresses in terms of the (thermal) noise factor and input resistance of the PFD. By contrast, our approach begins with the gates comprising the PFD and determines the jitter in the Up and Down pulsewidth difference, taking into account both flicker and thermal noise. The mismatch between Up and Down currents is neglected here. 2 
III. PHASE NOISE OF CMOS INVERTER
A good understanding of the phase noise mechanisms in CMOS inverters proves beneficial in the analysis of PFDs as well. Consider the CMOS inverter and its waveforms shown in Fig. 4 . We wish to study the time envelope of the noise produced by and . These transistors inject thermal and flicker noise to the output node as they turn on. At the end of the transition, however, the on transistor carries no current and produces no flicker noise. Thus, the thermal noise envelope of each transistor lasts about half of the input cycle, , whereas its flicker noise envelope pulsates only during transitions [ Fig. 4(b) ]. Note that in typical PLLs, the transition times within a PFD are much shorter than the input period.
In the analysis that follows, we make numerous approximations based on our intuitive understanding of the circuit's behavior. The soundness of these approximations is ultimately put to test in Section VII, where two completely different PFD realizations are simulated and the results are compared with hand calculations.
It is convenient to view the noise injection of and as follows: the transistor that is turning on injects thermal and flicker noise during the transition, and the transistor that is turning off (coming out of the deep triode region) deposits kT/C noise at the output.
A. Noise of Transistor Turning On
In order to formulate the noise contribution by the transistors in Fig. 4 , we must examine the circuits' waveforms more closely. As depicted in Fig. 5 for a rising transition at the input and for an inverter with a fanout of about 2, the output begins to fall only after is relatively close to . Transistor turns on as exceeds its threshold, , at , and injects increasingly larger flicker and thermal noise as rises. The noise envelope reaches a maximum before the transistor enters the triode region, around . Thereafter, the flicker noise injection subsides, falling to zero at . The thermal noise current, on the other hand, goes from to a slightly lower value, , where denotes the channel resistance of with . Our next simplifying assumption is that the output phase noise of interest manifests itself while in Fig. 5 crosses approximately / and the noise injected by the transistors after this point is unimportant [7] . Thus, in the waveforms of Fig. 5 , we consider the area under the envelopes for only up to . We now wish to approximate the area under the noise envelopes by a simple function. As shown in Fig. 6 , the flicker noise envelope is approximated by a rectangular waveform of the same height, , but lasting from the time the actual envelope reaches half of its height, , to the time reaches / , . We expect that the sum of the gray areas is roughly equal to the cross-hatched area. Transient noise simulations in Cadence's Spectre indicate an error of about 4% in this approximation. We apply the same concept to the thermal noise envelope as well. Note that [7] uses a rectangle from the time begins to fall ( in Fig. 5 ) to , which, according to simulations, underestimates the integrated noise power by 2 to 3 dB.
Another simplifying assumption can be derived from the waveforms in Fig. 5 : at the peak of the noise envelope, one transistor is nearly off. Thus, we consider only the noise of on the falling edges at the output and only the noise of on the rising edges.
Based on the foregoing approximations and utilizing the rectangular function, , in Fig. 6 , we now outline the inverter phase noise analysis as follows. As shown in Fig. 7 (a), the noise current of each transistor, is equivalently multiplied by shifted versions of . Each product is integrated for a duration of and divided by the load capacitance, , yielding the noise voltage [ Fig. 7 (b)]. These voltages are then divided by the slew rate, (Fig. 6) , to give the time displacement (jitter), sampled, and summed. We write the noise voltage, , after the first window as (1) Note that the load capacitance is assumed constant and equal to its value at . Also, the integration tacitly neglects the effect of the inverter's output resistance, . This approximation is justified because the time constant, , at the inverter output is much greater than . Similarly,
The particular shape of allows this equation to be rewritten as (3) which is the convolution integral [7] . The noise voltage spectrum is therefore given by (4) where denotes the Fourier transform of and the spectrum of . As shown in Appendix B, the phase noise spectrum 3 due to noise of NMOS transistor on the falling edges is equal to (5) It is important to recognize two differences between the above analysis and that in [7] : (1) as mentioned earlier, our window definition (from to ) more accurately predicts the injected noise power, and (2) the sampling phenomenon reveals aliasing even for flicker noise if the corner, , is comparable with the operation frequency, which may be the case for PFDs.
We now simplify (5) if is white. As shown in Appendix C, is also white and equal to (6) In this expression, the load capacitance appears in both , where is the drain current of the on transistor as crosses ) and in . Thus, is directly proportional to and . The output phase noise due to white 3 Throughout this paper, all the spectra are two-sided, and the phase noise is denoted by .
noise therefore rises by 3 dB for each doubling of the operation frequency.
The flicker noise behavior of the inverter can also be deduced from (5) . If is well above the flicker noise corner frequency, no aliasing occurs and (5) is simplified by choosing :
Since is much less than , we can assume is relatively constant for the frequency range of interest and equal to . It follows that (8) where denotes the noise current spectral density of the on transistor due to its noise. In this case, the phase noise rises by 6 dB for each doubling of . It also exhibits a stronger dependence upon . As mentioned earlier, (6) and (8) are evaluated for on the falling edge at the output and for on the rising edge. Note that [7] does not analyze the effect of flicker noise in CMOS inverters.
B. Noise of Transistor Turning Off
As illustrated in Fig. 5 , when the noise envelope reaches its peak, one transistor is near the edge of the triode region and the other is almost off. Before turning off, however, this transistor has acted as a resistor, producing noise across . Turning off once every seconds, the NMOS transistor deposits a noise voltage whose spectral density is given by . As shown in Appendix B, the falling edges exhibit a phase noise equal to (9) Taking the PMOS contribution into account, we obtain the total kT/C-induced phase noise as (10)
C. Total Phase Noise
The total phase noise is given by the sum of five terms: (6) and (8) 
IV. PHASE NOISE OF CMOS NAND GATE
The inverter phase noise analysis can be readily extended to other CMOS gates as well. We briefly consider here the noise behavior of a static NAND gate and use the results in Section V to study a NAND-based PFD.
Since in a PFD environment, the two inputs do not change simultaneously, we can reduce the gate to an inverter for each transition. Such an inverter incurs an additional capacitance at the output due to the second PMOS transistor, and its output falling edge is produced by the series combination of two NMOS transistors (Fig. 8) .
In our PFD design, and have the same width and minimum length; thus, they can be replaced with one NMOS device having twice their length. 4 In other words, (11) holds if , , and are modified to reflect the equivalent values in the NAND circuit.
V. PFD PHASE NOISE ANALYSIS
A. NAND PFD
As suggested by the factors in (6) and in (8) , the phase noise rises in proportion to the turn-on time of the transistors in each gate. A worthy effort in PFD design, therefore, is to minimize the rise and fall times. We thus modify the standard NOR-based PFD to the NAND-based topology shown in Fig. 9(a) . Note that this circuit responds to the falling edges of and , and its Up and Down outputs are low when asserted.
We must now examine the propagation of the edges through the PFD circuit, seeking those whose jitter modulates the pulsewidth difference between the Up and Down pulses. To this end, we draw a detailed timing diagram, mark with a certain shade or pattern the jitter contributed by each gate to each transition, carry the jitters on to the final Up and Down pulses, and omit those that are in common. Fig. 9(b) shows the timing diagram, assuming input falls earlier than input . NAND 1 adds jitter to the falling edge of , producing a rising edge on . This edge experiences additional jitter in NAND 2 and generates the falling edge of Up. That is, each falling edge of Up is corrupted by only the jitters of NANDs 1 and 2. Similarly, when a falling edge of follows, rises with NAND 5's jitter and Down falls with both NAND 5's and NAND 6's jitters.
We must also follow the and rising edges through the reset path. As illustrated in Fig. 9(c) , after goes up, Reset falls, inheriting the jitters of NAND 5 and NAND 9. In response, and rise, incurring additional jitter from NAND 4 and NAND 8, respectively. Subsequently, falls with the jitter of NAND 3 and with that of NAND 7. Finally, Up and Down rise with the jitters of NAND 2 and NAND 6, respectively.
The Up and Down waveforms in Fig. 9 (c) merit two remarks. First, NAND 2 contributes jitter to both the rising and falling edges of Up, but the two jitters are uncorrelated because the former is due to a PMOS device and the latter due to an NMOS device (the series combination of and in Fig. 8) . A similar observation applies to NAND 6 contributions to Down. Second, the jitter produced by NAND 9 appears on the rising edges of both Up and Down pulses and hence is immaterial. As seen from Fig. 9(c) , NANDs 1-8 make a total of 10 contributions to the pulsewidth difference between Up and Down. The phase noise spectral densities of these contributions are summed to obtain the overall PFD phase noise.
In response to the jitter components in the Up and Down pulses (except for those that are in common), the charge pump in Fig. 2 produces an error current, . Adding up the powers of uncommon jitters, , , in the Up and Down pulses, we have (12) It can be shown that the transfer function from this current injection to the PLL output within the loop bandwidth is equal to . It follows that
where denotes the spectral density of jitter component and is equal to . For roughly similar gates and rise and fall times, the in-band phase noise observed at the PLL output is given by (14)
As explained in Section VI, however, an optimum design may incorporate different sizings for the gates.
An important point emerging from our analysis is that, to reduce the flicker noise of a PFD, the channel length of its constituent transistors must not be increased. This is because longer-channel devices inevitably raise in (14). Instead, the channel area of the transistors can be increased by choosing wider devices.
B. TSPC PFD
The foregoing analysis can be applied to other PFD topologies as well. In this section, we study the phase noise of a TSPC implementation [8] as it can potentially achieve a higher speed and proves useful in cascaded PLLs. Depicted in Fig. 10(a) , the circuit operates as follows. A rising edge on turns on , discharging the Up output. Similarly, a rising edge on discharges the Down output. Once both Up and Down are low, Reset rises, discharging nodes and and forcing Up and Down to go high.
In a manner similar to the analysis of the NAND PFD, we follow the transitions through the circuit and mark the jitter contributed by each stage. As illustrated in Fig. 10(b) , the falling edges of Up and Down are corrupted by the noise of the series combinations and , respectively. Next, Reset experiences the jitter due to and the NOR gate. The falling transitions at and inherit the jitter of Reset and incur additional noise due to and , respectively. Finally, these edges are corrupted by the noise of and . Let us draw several conclusions. First, the jitter of the NOR gate modulates the widths of Up and Down equally and hence is ignored. Second, the overall TSPC PFD phase noise arises from six transitions and can be potentially smaller than that of the NAND PFD. Third, the noise injection mechanisms in each stage are similar to those of the inverter and NAND gates studied earlier. For example, when turns on, its corresponding stage acts approximately like a NAND gate (except that has been off well before this transition). Also, when node falls, the series combination deposits noise at the output while turns on as in an inverter and injects both thermal and flicker noise. Thus, (14) applies here as well if the factor of 10 is replaced by 6 and the gates and rise and fall times are assumed similar.
VI. DESIGN OPTIMIZATION
With the insights developed above into PFD phase noise mechanisms, we now seek to optimize each design for minimum phase noise. Of course, one can simply enlarge the widths of all of the PFD transistors by a factor of so as to reduce the phase noise by the same factor, but at the cost of proportionally higher power consumption. A more methodical approach, however, is to assume a certain power budget and determine the best sizing of the transistors that yields minimum phase noise. This optimization can still be followed by the above scaling technique to trade power for phase noise. We consider noise here as it dominates for offsets as high as 10 MHz, but optimization for thermal noise is similar.
Since the PFD power dissipation is proportional to the total transistor width in the signal path, , we must determine how a given is apportioned among the transistors so as to minimize the phase noise. Our general procedure is to favor transistors that define the transition time of critical edges. We also make four approximations: (1) The capacitance at a given node is proportional to the width of the "driver" transistor,
, and the width of the "driven" transistor, : . The first term on the right accounts for the drain junction capacitance and the Miller multiplication of the gate-drain overlap capacitance at the output node (about a factor of 2). (2) The drain noise current spectrum is given by , where and . 5 (3) At the point of interest, namely, and , we have regardless of the transistor (short-channel) characteristics. Thus, the slew rate in (8),
. (4) The window width, , is proportional to . Equation (8) is now rewritten as (15) For given values of , , and ,
The power consumed to charge and discharge such a node once per cycle is approximately equal to . We now apply these results to the optimization of the NAND and TSPC PFDs.
A. NAND PFD Optimization
As evident from Figs. 9(b) and (c), the NAND PFD phase noise arises from five transistors: the PMOS device in NAND 1, the NMOS device in NAND 2, the PMOS device in NAND 4, the NMOS device in NAND 3, and the PMOS device in NAND 2. Denoting the widths of PMOS and NMOS transistors in NAND by and , respectively, we use (16) to express the first PMOS contribution as:
Here, the factor of 2 accounts for the two PMOS devices tied to the output and . The sum represents the load due to the three NANDs driven by NAND 1. The other four contributions can be expressed in a similar manner, e.g., for the NMOS device in NAND 2:
Note that the proportionality factors relating the right-hand sides of (17) and (18) to their left-hand side are different as they include the mobility and flicker noise coefficient of PMOS and NMOS devices, respectively. The total power consumption satisfies the relation:
As explained in Section V, the jitter of some of the edges does not enter the overall PFD phase noise. The transistors causing these edges can therefore have nearly minimum widths so long That is, to minimize the phase noise due to the PFD thermal noise, must be maximized. For PFD flicker noise, on the other hand, (23) Interestingly, this PFD contribution is independent of the input frequency so long as flicker noise does not experience aliasing.
VII. SIMULATION RESULTS
This section presents simulation results in 65-nm CMOS technology for the circuits studied in this paper and compares them with our analytical derivations. The objective is threefold: (a) validate the trends predicted by our analysis, e.g., the dependence of phase noise upon the input frequency and node capacitance, (b) check the absolute accuracy of the analytical results, and (c) examine the soundness of our optimization procedure.
A few remarks with respect to the hand calculations are warranted. First, the transistor capacitances, drain bias currents, and drain (1/f and thermal) noise currents are obtained from ac and transient simulations for various values of and . These simulations also reveal the peak noise current and the gatesource voltage, , at which the noise current is equal to half of its peak. Second, the window width, , in (6), (8), (11) and (14) is derived from transient simulations of the stage of interest by finding the time at which the gate-source voltage reaches . Fig. 11 plots the phase noise of a chain of eight inverters with and at an input frequency of 1 GHz. (As explained in Section VII-B, scaling to other frequencies is straightforward.) In order to investigate the robustness of our analytical approach, the chain is also studied with an additional node capacitance of 20 fF. In each case, the results of Cadence pnoise simulations are compared with those of hand calculations. Fig. 12 repeats these experiments for a chain of eight NAND gates with one input tied to and . We observe that in all cases, the hand calculations incur an error of less than 2 dB.
A. Inverter and NAND Simulations
B. PFD Simulations
As argued in Section II, the PFD phase noise cannot be simulated by examining only the Up or Down pulses. For this reason, we embed the PFD within an otherwise ideal PLL, run a pss and pnoise analysis, allow the PLL to settle, and compute the output phase noise of the PLL in the steady state. If the PLL bandwidth is large enough, the PFD phase noise up to the offset frequencies of interest passes to the output unattenuated. Such a simulation takes a long time but is necessary here to demonstrate the validity of our approach. The PLL comprises behavioral descriptions of the VCO, frequency divider, and charge pump. The loop filter employs a noiseless resistor. To ensure that the PLL does not attenuate the PFD phase noise for offset frequencies as high as 100 MHz, the reference frequency, , is chosen equal to or greater than 1 GHz. Such a high value is chosen so as to readily observe and validate the effect of flicker noise. For much lower input frequencies, the aliasing of white noise tends to mask the effect of flicker noise, making it difficult to correlate the simulations with the analytical results. For example, if is reduced to 20 MHz, then the effect of flicker noise rises by and that of white noise by , masking the former. Fig. 13 plots the simulated and calculated phase noise of the NAND PFD for different input frequencies. (Each simulation incorporates a different set of PLL parameters 6 commensurate with the reference frequency.) As predicted in Section III, doubling raises the phase noise by 6 dB in the 1/f noise regime and by 3 dB in the white noise regime. The error in the analytical calculations is 3.1 dB. The effect of white noise is overestimated possibly due to assuming that all of the high-frequency noise components experience only a envelope before folding, whereas in the actual circuit, these components are also attenuated by the finite bandwidth and hence do not extend to infinity. Fig. 14 plots similar results for the TSPC PFD. The maximum error in this case is 2.8 dB. Designed for the same power consumption as the NAND PFD, the TSPC topology exhibits about 6 dB lower phase noise.
Illustrated in Fig. 15 are the results of the optimization procedure described in Section VI. For a given power consumption, the phase noise is reduced by 4 to 8 dB for the two PFDs.
VIII. CONCLUSION
The phase noise of PFDs can manifest itself within the bandwidth of PLLs, corrupting the transmitted and received signal constellations. This paper analyzes the phase noise of two PFD topologies based on the approximations made for a CMOS inverter. It is also shown that the PFD phase noise is not merely that of the Up and Down pulses. Simulations using each PFD in a PLL reveal good agreement with analytical predictions, indicating, most notably, the dependence of the phase noise on the frequency of operation. 
APPENDIX A EFFECT OF PULSE POSITION MODULATION
In this appendix, we show that if noise modulates only the position of the Up or Down pulses, the resulting phase noise is negligible. Consider the waveforms depicted in Fig. 16(a) , where Up and Down have a pulsewidth of and a random skew of . Assuming an ideal charge pump, we note that the disturbance on the oscillator control voltage is in the form of a pulse with a mean width of . By contrast, as shown in Fig. 16(b) Let us first suppose a sinusoidal jitter, , is applied to only the rising edges of an ideal square wave, . As shown in Fig. 17(a) , the rising edge at is displaced by an amount equal to . This jittery waveform can be expressed as the sum of and a train of pulses that occur at with a width of [ Fig. 17(b) ]. If , the latter can be approximated by a train of impulses and expressed as (24)
Adding the Fourier transforms of and , we obtain the result shown in Fig. 17(c) , where each harmonic of the square wave is surrounded by two impulses of area at frequency offsets of . It can be shown that these sidebands generate only phase modulation (PM).
We thus observe that a jitter spectrum consisting of two impulses having an area of produces two PM sidebands around whose normalized magnitude is equal to . That is, a jitter of yields a phase disturbance of rather than in this case. One may expect this result because only the rising edges have been displaced.
We now generalize the foregoing observation to random jitter, while still assuming jitter on only the rising edges. If the jitter itself in the time domain is denoted by , then (24) is rewritten as (25) Adding the power spectral densities of and , we obtain the overall spectrum shown in Fig. 18 . Thus, the jitter spec- , is shifted to , , etc., scaled by a factor of , and normalized to a carrier power of , yielding , etc., for the phase noise. 7 MATLAB simulations confirm this result.
Since the jitters on the rising and falling edges of a CMOS inverter's output are generated by different transistors and are hence uncorrelated, we write the overall phase noise of the square wave as (26) where and denote the spectra of the jitters produced by the PMOS and NMOS transistors, respectively. Note that and are simply related by a factor of . APPENDIX C SPECTRUM OF SHAPED AND SAMPLED WHITE NOISE In this appendix, we examine the phase noise spectrum due to white noise: (27) Since the Fourier transform of the rectangular window, , is given by , we have from (4)
If is white, then has a shape; i.e., consists of functions centered at . We now prove that the sum of these functions is a flat line under a certain condition.
Considering only the shape itself, we recognize that the inverse Fourier transform of is a triangle, , with a time duration of to and a height of [ Fig. 19(a) ]. As a result of shifts of by in the frequency domain, is multiplied by in the time domain:
(29) We also note that (30) 7 Using Rice's approximation of random noise by a sum of sinusoids [9] , it can be proved that the spectra at produce only phase modulation. In other words, is multiplied by a train of impulses centered at [ Fig. 19(b) ]. Thus, if the duration of is short enough to enclose only the impulse at , we have
The Fourier transform of this result is equal to and hence: (32) which is a flat line.
In summary, if the sampling period, , is greater than the rectangular window width, , then the window-integrated and sampled white noise still has a white spectrum. Note that this result is valid for any shape chosen for so long as the inverse Fourier transform of has a total time duration less than , or more generally, so long as the inverse Fourier transform of crosses zero at except for .
